Abstract The ever growing demand for on-board space craft 3 PULSE GENERATION METHODS processing combined with the exponential advance in chip 4 ANALOG TO DIGITAL CONVERTERS AND SAMdevelopment and high pin count devices is resulting in an PLING TECHNIQUES increased complexity in high reliability interconnect technology. When the thermal management, control of ground 5 DIGITAL HARDWARE CAPABILITIES AND LIMIbounce, and power distribution issues are considered, achiev-TATIONS ing the required reliability levels for space applications with 6 RF COMPONENTS traditional interconnect technologies is becoming more of a 7 UWB BASEBAND ALGORITHMS concern. As an alternative solution, an ultrawideband (UWB) based high speed wireless method for chip to chip as well as 8 CONCLUSIONS AND FURTHER RESEARCH off-board communications can be considered. Such approach 9 ACKNOWLEDGEMENTS would reduce the high pin count connectors and intercon-REFERENCES nects between complex components. UWB with its simple BIOG transceiver architecture, low power consumption, and high RAPHIES data rate within short ranges is shown to be the best candidate for the applications targeted. This paper explores the design challenges for developing a test-bed using commercial off-1. INTRODUCTION the-shelf (COTS) components that will be used to prove the concept of wireless chip-to-chip communications and Ultrawideband (UWB) is a promising technology for netdevelop associated algorithms. Energy detector based UWB works requiring a very high data rate at short distances. Chip transceiver is presented in this paper and our study shows the to chip, board to board, and box to box interconnects can also feasibility of implementation such transceiver using COTS make use of an UWB based wireless link. In these cases, components. The UWB transceivers will eventually be in-the distances are even shorter compared to a networking tegrated into a chip eliminating the need for many of the application, and the UWB designer can take advantage of high speed interface specific applications, and decreasing the this fact for high speed link. The physical layer requirements number of the pin fields required.
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for interconnects are primarily determined by the data rate needed and the tolerable bit error rate.
The current densities of devices are already approach- comes with some challenges. Therefore, low-complexity UWB receiver architectures such as ED and TR receivers Fig. 1 . Chip-to-chip wired and wireless links, using mixed analog-digital components are considered for the testbed design. In this paper, ED based UWB testbed design challenges along with some designed components are presented. The UWB testbed is used to prove the concept of cooling available. There is also need for an alternative source wireless chip-to-chip communications and interconnects as of data sharing on board or between chips. The chip manufac-well as to develop and test algorithms for fully reconfigurable turers have taken the route of high speed serial bus supporting architectures in spacecrafts. The architecture of the testbed multi-gigabit throughput for chip to chip communications to will be gradually upgraded from a mixed analog and digital reduce I/O constraints. A pure wireless option or a hybrid ED receiver to an all-digital Rake receiver. of hardwired and wireless can provide the flexibility of reconfiguration and ease the input/output (I/O) constraints. The organization of the paper is as follows: In Section II, An ideal wireless solution would be integrated into the the proposed transceiver architecture is introduced. Section chip, and offer option of configurability. The transceiver III is devoted to the comparison of different UWB pulse complexities need to be limited and accommodated into generation methods. In Section IV, the primary limitations the chip fabrication. UWB offers such features, taking into of commercially available ADCs along with sampling techaccount its baseband operation and fairly simple modulation niques are investigated. This is followed by a study of the and demodulation techniques.
capabilities and limitations of current digital hardware in Section V. Radio frequency (RF) components of the testbed A generic board designed for multiple applications will have along with the design challenges are presented in Section VI. to be routed as depicted in Fig. 1 . Each processor, which Section VII provides a discussion of the baseband algorithms is Field Programmable Gate Arrays (FPGAs), now has to for the testbed. Finally, the conclusions and future studies are communicate through each other if it does not have a direct summarized in Section VIII. trace to the device. However, a wireless link will allow the point to point communication link. Mapping new algorithms or systems that have different data rate requirements would 2. PROPOSED ARCHITECTURE be easily achievable with re-configuring the wireless link. With such a configurable wireless link, the data sharing and The proposed architecture for the implementation of UWB processing will allow a single device to communicate to testbed (shown in Fig. 2 and Fig. 3 ) is based on the energy multiple devices and vice versa. Distributed process can be detector. Energy detector, which is a non-coherent detector, easily achieved with the available bandwidth.
Determining the architecture of UWB transceiver for this application is a critical issue. Rake, transmitted-reference (TR), differential detector, and energy detector (ED) are the FPGA UWB BPF four most popular UWB receiver architectures investigated in Pulser the literature. To make a selection among these options, there are several aspects to be taken into account. For instance, UWB Rake receiver provides high data rate (typically up to Modulation several Gbps) but with the cost of a highly complex circuitry. Fig. 2 . Block diagram of the UWB transmitter.
On the other hand, the ED receiver architecture provides lower data rate (typically 1-100 Mbps) but with much lower complexity.
Bits
One of the factors that influence the hardware complexity in a UWB transceiver is the use of either all-digital or mixed analog-digital components. Although all-digital Rake receiver provides reconfigurability, scalability, and a high data rate it is burdensome to implement an all-digital Rake receiver with Fig. 3 . Block diagram of the energy detector based UWB receiver. 10~~~~~~~~~c an achieve pulse repetition rates up to 2 GHz. The control signals shaping the pulse are the start, stop and analog input Several processors are available to process the digitized H UWB signal. These processors vary substantially in architecture, speed, multiprocessor capability, physical size, Fig. 6 . Simulated VSWR and group delay data for the coplanar waveguide dynamic range, arithmetic precision, power consumption,mopoeatn.
technologies are not considered for the UWB testbed design. with two independent ADC (14-bits up to 65 MSPS) and We will discuss only the DSP processors and FPGAs in this DAC (14-bits up to 160 MSPS) channels.
paper.
DSP processors have a fixed processing architecture and 6. RF COMPONENTS the capability to execute different algorithms based on a sequence of instructions typically stored in the memory. In UWB impulse radio systems, the RF front-end design Although DSP processors have a high-function capability, must be optimized to minimize signal distortion. The pertheir performance is very low. Since UWB algorithms require formance of the antenna, low noise amplifier (LNA), and high-performance processors, current DSP processors within band pass filter (BPF) directly affect the ability to transmit a reasonable price range are not suitable for the UWB testbed and receive sub-nanosecond pulses. UWB antennas receive design. On the other hand, programmable logic devices have all frequencies across the entire bandwidth at the same time, been available for many years, but it is only recently that therefore the phase center, gain, group delay, spectral pattern, FPGAs have become so powerful that they have begun to and voltage standing wave ratio (VSWR) must be nearly displace the ASICs and DSPs in the leading-edge digital fixed. The UWB antenna pass-band should have linear phase transceiver design. The FPGAs approach to signal process-with no resonant frequencies to avoid group delay spikes. ing provides a high-performance, highly flexible, miniature Antennas with variable gain within its radiation characterissilicon foundry at the desired disposal, with a turn-around tics can cause pulse distortion to occur at different angles time of hours instead of months or even years required for of arrival to the receiver antenna. The ringing effect can be many complex ASICs. New FPGAs devices utilize extremely a problem in UWB antennas. Once the antenna receives a small silicon geometries allowing both very high clock speeds pulse, it can oscillate and slowly dampen in time, obliterating and low core voltages [8] . For example, the Xilinx Virtex-the impulse characteristics of the signal. Resistive antennas II Pro XC2VP70 contains up to 996 high-speed I/O pins, with low Q can be used to avoid this problem. UWB antennas 328 hardware multipliers, up to two 400 MHz PowerPC are pulse-shaping filters [10] . Any distortion caused by the processor cores, and was designed especially for processing antenna in the frequency domain will cause distortion of the large amounts of data at very high rates. This is evident by transmitted pulse shape. The UWB RF front-end designer the Virtex II Pro implementation of double-data rate (DDR) must be aware that pulse shaping is indeed related to the registers. These registers store data on the rising and falling design of the antenna and hence both should be considered edge of the clock, which allows for the FPGA clock to be as a whole.
run at 250 MHz to input 500 MHz data [9] . The FPGA is promising to be most suitable current technology for UWB Two 2"x2" omni-directional UWB antennas (shown in Fig.  testbed design. Virtex-I1 XtremeDSP development kits from 7) fabricated on FR4 31 mil substrates for the UWB testbed Nallatech corporation is used in the testbed design. This took all these conditions into account. In the future, the board contains Xilinx virtex-II (XC2V3000-4FG676) device antennas will be designed on a low loss substrate ( i.e. Rogers R04350B) with better dielectric constant uniformity in order to improve radiation efficiency and maximize product yield. The antennas are single-feed coplanar monopole antennas with linear polarization. Circular polarization has not been studied here but may be created by adjusting the feed to a position where two near-degenerate orthogonal modes with equal amplitudes are created at the mean fundamental frequency. Tuning can be performed by adjusting the curvature of the ground plane edges as well as the radius of the semicircle of the monopole. The EM simulated VSWR and group delay data for these antennas are plotted Fig. 6 . Note that the VSWR for this antenna design is well matched, but may cause signal distortion if used up to 10.6 GHz due to the group delay spikes occurring between 6 and 8 GHz.
When choosing a UWB LNA, bandwidth, gain, group delay, power consumption, dynamic range, impedance matching, ments are not as important as other parameters due to the large available bandwidth. An LNA dynamic range of 40 points) within non-prohibitive time, and it must be able to dB is typically required in UWB systems; however, narrow estimate the time offsets accurately due to the very short band interference (NBI) can be 60 dB above UWB signals pulses being used. UWB synchronization consists of initial and must be considered. Using notch filtering to avoid NBI acquisition of the signal, code tracking, and a control logic may help avoid this problem allowing lower dynamic range that manages the transition between acquisition and tracking LNAs to be utilized. modes. The key parameter for acquisition algorithms is the mean acquisition time, which is a function of probability A UWB BPF design operating from 3.1 to 10.6 GHz can of detection, probability of false alarm, number of possible be created using an edge-coupled microstrip filter design. synchronization points, and the length of the PN sequences However, due to the large bandwidth, the BPF resonators [12] . The acquisition has four levels: symbol-level, framerequire very tight coupling (<3 mil). These types of toler-level, pulse-level, and multipath-level acquisition. Depending ances require precise manufacturing abilities and hence are on the receiver architecture, some of the acquisition levels expensive. In [11] , a ring resonator BPF with open stubs may not be required. For example, if a rake receiver is is presented. Fig. 8 shows a modified version of this filter employed, all four-acquisition levels need to be performed. with shorted stubs (to improve low frequency performance) On the other hand, for an ED based architecture, there is and a series low-pass filter (to improve the high frequency no need to estimate the time offsets of each path. Therefore, performance). This BPF prototype was fabricated on 20 mil an ED relaxes the synchronization process by reducing the Rogers 4350 substrate material. In Fig. 9 , the s-parameters processing time and the required DSP power. for this BPF are demonstrated. This type of filter is less susceptible to manufacturing tolerances when compared to Since ED based testbed design is considered, only symbol-, an edge-coupled filter that requires 3 mil spacing between its frame-level acquisitions along with the adaptive synchronizaresonators. When designing a BPF, the RF designer should tion algorithm (see Section II) are performed. In the symbolpay attention to minimizing the order of the filter because it level acquisition, the receiver checks whether the incoming is directly proportional to the group delay. In fact, the group signal exists or not. If it exists, then the received signal is delay shows spikes and increases at the cutoff frequencies of correlated with the locally generated PN code during framea BPF as the skirts of the filter become steeper. The designer level acquisition. Each possible code phase is evaluated in should also aspire to make the pass band as flat as possible this level, and the phase that results in maximum correlator while minimizing the insertion loss.
output is selected as the correct PN code.
Although adaptive threshold and integration interval estima- Frequency (GHz) Fig. 9 . EM Simulated data of shorted stub ring resonator with low pass Fig. 8 . Band-pass filter specifically fabricated for the UWB testbed.
filter. Legend: Red/thin line =sit data, blue/thick line =s21 data. transmitter and receiver clock frequencies, and the channel [2] P. P. Newaskar, R. Blazquez, and A. P. Chandrakasan, "A/d precision behavior. The initial estimated arrival time may not be correct requirements for an ultra-wideband radio receiver," in Proc. IEEE Workshop on SIPS, San Diego, California, USA, 2002, pp. 270-275. anymore. and transceiver design. Current research interests include smart antenna design for ad-hoc wireless sensor networks, cognitive radio design, and microwave remote sensing.
